High-PSRR Low-Noise RF LDO

HL57XX Series

CMOS Voltage Regulator With ON/OFF Switch

300mA



The HL57XX series is a low-noise LDO that can supply up to 300 mA output current. Designed to meet the requirements of RF and analog circuits, the HL57XX series device provides low noise, high PSRR, low quiescent current, and low line or load transient response figures. Using new innovative design techniques, the HL57XX series offers ultra-low noise performance without a noise bypass capacitor and the ability for remote output capacitor placement. response


figures with a $1-\mu F$ input and a $1-\mu F$ output ceramic capacitor

■ Features:

- Input Voltage Range: 2.2 V to 5.5 V
- Output Voltage Range: 1.2 V to 4.5 V
- Stable With 1-µF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Remote Output Capacitor Placement
- Current Limiter and Over Temperature
 Protection
- -40°C to 125°C Operating Junction Temperature
- Low Output Voltage Noise: $20\mu V_{RMS}$
- High PSRR: 90dB@1kHz
- Output Voltage Tolerance: ±1%
- Low quiescent Current: 20uA
- Low Dropout Voltage: 120mV@300mA

- Applications:
- Mobile Phones, Tablets
- Digital Cameras and Audio Devices
- Portable and Battery-Powered
 Equipment
- Portable Medical Equipment
- Smart Meters and Field Transmitters
- RF, PLL, VCO, and Clock Power Supplies
- IP Cameras
- Drones

Typical Application:



■ Pin Configuration (Top View):



So VOU	ОТ 23-∜ Г	5L NC 4
1 VIN	2 GND	3 EN

Product Selections:

Product Name	V _{OUT} (V)	Package	Ordering Name	Marking	Package Information	
HL5712	1.2	DFN1*1-4L	HL57E12WB6	5712		
HL5715	1.5	DFN1*1-4L	HL57E15WB6	5715		
HL5718	1.8	DFN1*1-4L	HL57E18WB6	5718		
HL5721	2.1	DFN1*1-4L	HL57E21WB6	5721	Tana and Dash 40000 as	
HL5725	2.5	DFN1*1-4L	HL57E25WB6	5725	Tape and Reel, 10000pcs	
HL5728	2.8	DFN1*1-4L	HL57E28WB6	5728		
HL5730	3.0	DFN1*1-4L	HL57E30WB6	5730		
HL5733	3.3	DFN1*1-4L	HL57E33WB6	5733		
HL5736	3.6	DFN1*1-4L	HL57E36WB6	5736		
HL5712	1.2	SOT23-5L	HL57E12QC3	5712		
HL5715	1.5	SOT23-5L	HL57E15QC3	5715		
HL5718	1.8	SOT23-5L	HL57E18QC3	5718		
HL5721	2.1	SOT23-5L	HL57E21QC3	5721		
HL5725	2.5	SOT23-5L	HL57E25QC3	5725	Tapa and Baal 2000pag	
HL5728	2.8	SOT23-5L	HL57E28QC3	5728	Tape and Reel, 3000pcs	
HL5730	3.0	SOT23-5L	HL57E30QC3	5730		
HL5733	3.3	SOT23-5L	HL57E33QC3	5733		
HL5736	3.6	SOT23-5L	HL57E36QC3	5736		
HL5745	4.5	SOT23-5L	HL57E47QC3	5747		

Notes:

1* Customer can request to customize the output voltage ranged from 1.2V to 4.5V if desired voltage is not found in the selections.

2* Customer can request customization of package choice.

3* Please pay attention to the MARKING of the product package type.

Ordering Information

HL57 ①②③④⑤⑥⑦ e.g. HL57E33QC3					
DESIGNATOR	ITEM	SYMBOL	DESCRIPTION		
1	PIN Configuration	E	Vour NC VIN EN 4 VIN EN 4 4 4 4 3 4 4 4 5 13 4 13 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 12 13 13 13 13 13 13 13 13		
23	Output Voltage	18~	e.g. 1.8V→②=1, ③=8		
	Packages Type	Q	SOT23		
4		W	DFN		
5	Packages Count	A~Z	e.g. A=3, B=4, C=5 ~		
6	Minimum Packing Quantity 0~6 3=3000, 4=		0=100, 1=1000, 2=2500, 3=3000, 4=4000, 5=5000, 6=10000		
7	Customer can request customization of product				

Absolute Maximum Ratings:

(Unless otherwise indicated: $T_a=25^{\circ}C$)

	(
PARAMETER	SYMBOL	RATINGS		UNITS	
Input Voltage	V _{IN}	-0.3 ~ 6.0		V	
Output Voltage	Vout	-0.3 ~ V _{IN} +0.3V			
Power Dissipation	PD	SOT23-5L	250	mW	
		DFN1*1-4L	200	rnvv	
Thermal Resistance	R _{0JB} ⁽¹⁾	SOT23-5L	180	°C/W	
		DFN1*1-4L	160	C/VV	
Operating Ambient Temperature	T _{opr}	-40 ~ +85		°C	
Storage Temperature	T _{stg}	-40 ~ +125			
ESD Protection	ESD HBM	6000		V	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

⁽¹⁾ Mounted on JEDEC standard 4layer (2s2p) PCB test board

Notes on Use:

Input Capacitor (C_{IN}): 1.0 μ F above Output Capacitor (C_{OUT}):1.0 μ F above

Electrical Characteristics:

HL57XX Series			(Unless o	otherwise	indicated: Ta	a =25℃)	
PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Output Voltage	V _{OUT(S)}	$\begin{array}{c} V_{\text{IN}} = V_{\text{OUT}(S)} + 2.0V\\ I_{\text{OUT}} = 1 \text{mA}, \ V_{\text{OUT}(S)} \leq 2.0V \end{array}$	V _{OUT(S)} -0.03	V _{OUT(S)} +0.03		V	
	V001(S)	V _{IN} =V _{OUT(S)} +1.0V I _{OUT} =1mA, V _{OUT(S)} ≥2.0V	$V_{OUT(S)} imes 0.98$	V001(5)	V _{OUT(S)} ×1.02	v	
		$V_{EN}=V_{IN}, V_{OUT}<3V$ I _{OUT} =300mA		130			
Dropout Voltage*1	V _{DROP}	P V _{EN} =V _{IN} , V _{OUT} ≥3V 120 I _{OUT} =300mA 120			mV		
Line Regulation	$\frac{\Delta V_{OUT}}{\Delta V_{IN} \bullet V_{OUT(s)}}$	V _{OUT(S)} +1.0V≤V _{IN} =V _{EN} ≤5.5V I _{OUT} =10mA		0.02	0.1	%/V	
Line Transient	ΔV_{OUT_Line}	V _{IN} = V _{OUT} +1V to V _{OUT} +2V in 30us V _{IN} = V _{OUT} +2V to V _{OUT} +1V	-1			- mV	
		in 30us VIN=VEN=VOUT(S)+1.0V			1		
Load Regulation	ΔV_{OUT2}	1mA≤I _{OUT} ≤300mA		10	20	mV	
Load Transient	$\Delta VOUT_Load$	I _{OUT} =1mA to 300mA in 10μs I _{OUT} =300mA to 1mA in 10μs	-40		40	mV	
Temperature Stability	$\frac{\Delta V_{OUT}}{\Delta T_a \bullet V_{OUT(s)}}$	V _{IN} =V _{EN} =V _{OUT(S)} +1.0V I _{OUT} =1mA , -40℃≤T _a ≤125℃		±100		ppm/℃	
GND Current		no load		20	40	μA	
(V _{EN} =V _{IN})	IGND	Iout=300mA		470		μA	
Shutdown Current	I _{SHUT}	V _{IN} =5.5V, V _{EN} =0		0.01	0.1	μΑ	
Input Voltage	V _{IN}		2.2		5.5	V	
Maximum Output Current	IOUTMAX		250	300		mA	
Current Limit*2	ILIM	$V_{IN}=V_{EN}=V_{OUT(S)}+1.0V$ $V_{OUT}=0.95 \times V_{OUT(S)}$		500		mA	
C _{OUT} Auto Discharge	Rdchg	Ven=0, Vout=Vout(s)		240		Ω	
-		f=1kHz, I _{OUT} =20mA		94			
Power Supply	PSRR	f=10kHz, I _{OUT} =20mA		72		dB	
Rejection Ratio		f=100kHz, I _{OUT} =20mA		77		uВ	
		f=1MHz, I _{OUT} =20mA		53			
Output noise voltage	еn	Iout=20mA		20		µV _{RMS}	
Start-Up Time	T _{START}	From V _{EN} >V _{ENH} to V _{OUT} =95% of V _{OUT}		80	150	μs	
Overshoot on Start-Up	$\Delta V_{OUT}_{Start-up}$	Stated as a percentage of Vout(s)			5	%	
EN 'H' Level Voltage	V _{ENH}		0.85		5.5		
EN 'L' Level Voltage	Venl		0		0.35	V	
EN 'H' Level Current	IENH	VIN=5.5V, VEN =VIN	-0.1		0.1	- μΑ	
EN 'L' Level Current	I _{ENL}	V _{IN} =5.5V, V _{EN} =0	-0.1		0.1		
Over Temperature Protection	OTP	I _{OUT} =1mA		155		°C	


Notes:

 $1. \quad V_{DROP}=V_{IN1} \text{ - } (V_{OUT(S)} \textbf{x} \text{ } 0.98) \text{ where } V_{IN1} \text{ is the input voltage when } V_{OUT}=V_{OUT(S)} \textbf{x} \text{ } 0.98.$

2. ILIM: Output current when VIN=VOUT(S)+1V and VOUT = $0.95^*V_{OUT(S)}$.


Typical Performance Characteristics:

Test Conditions: V_{IN}=4.3V, V_{OUT}=3.3V, C_{IN}=1.0 μ F, C_{OUT}=1.0 μ F, T_a=25 $^{\circ}$ C, unless otherwise indicated.




Typical Performance Characteristics (Continued):

Test Conditions: V_{IN}=4.3V, V_{OUT}=3.3V, C_{IN}=1.0 μ F, C_{OUT}=1.0 μ F, T_a=25 $^{\circ}$ C, unless otherwise indicated.



Typical Performance Characteristics (Continued):

Test Conditions: V_{IN}=4.3V, V_{OUT}=3.3V, C_{IN}=1.0 μ F, C_{OUT}=1.0 μ F, T_a=25 $^{\circ}$ C, unless otherwise indicated.




Detailed Description:

1. Overview

Using new innovative design techniques, the HL57XX series offers ultra-low noise performance without the need for a separate noise filter capacitor.

The HL57XX series is designed to perform with a single $1-\mu F$ input capacitor and a single $1-\mu F$ ceramic output capacitor. With a reasonable PCB layout, the single $1-\mu F$ ceramic output capacitor can be placed up to 10 cm away from the HL57XX series device.

2. Functional Block Diagram



Feature Description

1. Enable (EN)

The HL57XX series EN pin is internally held low by a 1-M Ω resistor to GND. The EN pin voltage must be higher than the V_{ENH} threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V_{ENL} threshold to ensure that the device is fully disabled and the automatic output discharge is activated.

2. Low Output Noise

Any internal noise at the HL57XX series reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. The low-pass RC filter has a –3 dB cut-off frequency of approximately 0.1 Hz.

3. Output Automatic Discharge

The HL57XX series output employs an internal 240- Ω (typical) pulldown resistance to discharge the output when the EN pin is low, and the device is disabled

4. Remote Output Capacitor Placement

The HL57XX series requires at least a $1-\mu$ F capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor may be located up to 10 cm away from the LDO.

5. Over Temperature Protection (OTP)

Over temperature protection disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 135°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.


The over temperature protection circuitry of the HL57XX series has been designed to protect against temporary thermal overload conditions. The OTP circuitry was not intended to replace proper heat-sinking. Continuously running the HL57XX series device into thermal shutdown may degrade device reliability.

■ Application and Implementation

The HL57XX series is designed to meet the requirements of RF and analog circuits, by providing low noise, high PSRR, low quiescent current, and low line or load transient response figures. The device offers excellent noise performance without the need for a noise bypass capacitor and is stable with input and output capacitors with a value of 1 μ F. The HL57XX series delivers this performance in industry standard packages such as SOT23-5, for this device, are specified with an operating junction temperature (T_J) of -40° C to 125°C.

1. Typical Application

As the figure shows the typical application circuit for the HL57XX series. Input and output capacitances may need to be increased above the 1 μ F minimum for some applications.




2. Design Requirements


DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.2 V to 5.5 V
Output voltage	1.8 V
Output current	300 mA
Output capacitor range	1 μF to 10 μF
Input/Output capacitor ESR range	5 to 500 mΩ

Notes:

- 1. If the impedance of the power supply is high, which is caused by forgetting installing input capacitor or installing too small value capacitor, the oscillation may occur.
- 2. Pay attention to the operation conditions of input and output voltage and load current, such that the power consumption in the IC should not exceed the allowable power consumption of the package even though the chip has short circuit protection.
- 3. IC has a built-in anti-static protection (ESD) circuit, but please do not add excessive stress to the IC.

Packaging Information





Packaging Information (Continued)

Revision History

Changes from Version V1.0 (December 2020) to Version V1.1

Change I_{GND} max of no load from 30uA to 40uA in Electrical Characteristics table......4